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INTRODUCTION
 
The following summary is best placed in perspective by reviewing
 
the approach and objectives as outlined in the scope of work. The
 
first objective has been to attempt to sense the directions of develop­
ment in the CCD field by a continuous survey of the literature (trends
 
approach.) The second objective has beento identify special problems
 
of potential significance and investigate them in detail.
 
This work has dealt with the development of analytical and de­
sign techniques and application of them to novel CCD structures.
 
(Techniques approach.) Therefore, the contractural work done has
 
been close to the mainstream,of CCD research, and it is easy to simul­
taneously summarize the overall development in the field while re­
viewing the contractural work. 
With the benefit of six years of hindsight some general obser-

Tvations can be made, which are useful in evaluating progress in the
 
field. First, essentially all of the physical theory of MIS structures
 
was available before the advent of the CCD. It is quite clear that
 
the implications of the theory were not understood and that the develop­
mert of CCD's has dramatically sharpened the understanding of those 
implications. Early reports1 ,2 ,3 of the CCD as a "junctionless" de­
vice raised many hopes for fabrication of CCD's on materials other
 
than silicon which have not been realized and will not likely be
 
realized in the near future. Second, the CCD is a "two-dimensional"
 
(at least) device that requires more than a simple one-dimensional
 
electric field analysis in general. The MOS transistor can be treated
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quite effectively by a one-dimensional analysis extended by the
 
"gradual channel" approximation. This device and the MOS capacitor
 
were the vehicles for testing MOS theory prior to the CCD invention. 
A one-dimensional analysis of a CCD structure is invaluable, but 
it is quite incomplete. Much of the developmental progress for
 
CCD's has resulted from better understanding of the nature of the
 
"two-dimensional" fields and of the proper application of one­
dimensional type analysis in the design of the CCD. In sumwary, 
the CCD is a much more complex device than many originally assumed 
it to be. Its operation is more subtle, there are many critical
 
operational parameters, and the process for producing a successful
 
CCD is much more complicated than it first appeared to be. Conse­
quently, there has been a wealth of problems requiring solutions. 
Much progress has been made, but, if many of the originally hoped 
for applications of CCD's are to be realized, there are many prob­
lems remaining to be solved. 
The problem areas are described briefly in the following and will-j.4 
be discussed in more depth later in the summary of the contractural
 
work which has dealt with almost all these areas. 0 
A. The Charge-Up Time 4 
It is axiomatic that charge can be transferred from-the well 
under one electrode to that under an -adjacent one within a certain 
transfer time, '. The fraction of the charge remaining in the 
originating well decays roughly exponentially with time. During the 
time for transfer and in the intervening interval before transfer is 
made possible; thermally generated carriers are collected in the well.
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The accumulated charge due to this thermal source must be small com­
pared with the signal charge or the well is filled and overflows, or
 
otherwise the dynamic range for signal charge is reduced. Bulk sili­
con with a thermal oxide operates so well in this regard that the
 
problem is usually ignored for that case. For materials other than 
bulk silicon the problem is significant and limiting. This problem 
is quite. significant in the contractural work on SOS devices. 
B. The Inter-Electrode Barrier Problem 3 ,5
 
This problem was one of the earliest to be -recognized for CCD's,
 
and the solutions proposed to date have resulted in vastly increased
 
complexity of the CCD structure.- Briefly, if two transfer electrodes
 
are separated by a distance exceeding the depletion depth, an electro­
static barrier forms between the electrodes precluding complete
 
charge transfer. A number of solutions have been offerred which re­
duce in principle to: (1) use of overlapping transfer electrodes,
 
(2)doping in the gap for control of the gap surface potential; 
-(3)
 
conductively coupled transfer electrodes by doping patterns in poly
 
,8
silicon. The earliest work6 ,7 in this contract dealt with analysis
 
of the two-dimensional fields using computer techniques and with
 
applications of the techniques to the evaluation of proposed solutions
 
(1) and (2) above to the problem. Solution (3) is successfully used
 
to fabricate imaging devices commercially available, but this was not 
studied.
 
9 
'
1 0 
'
1 1 C. The Transit Time Problem
The transfer of charge between two electrodes is governed by 
diffusion and drift mechanisms. The slowest possible transfer occurs 
4 
when carriers migrate due to diffusion only, inwhich case the trans­
fer time depends proportionally upon the square of the transfer elec­
trode width. Therefore, narrow electrodes, i.e. small bit cells,
 
result in increased operational speed. In addition to minimizing
 
the geometry, the speed may be enhanced by designs which result in
 
an aiding lateral electric field under the transfer electrodes, there­
by increasing the velocity of the charge being transferred. The
 
"buried-channel"26 or "peristaltic"27 CCD structure realizes this
 
advantage by pushing the signal charge away from the silicon-SiO2
 
interface into a region of increased fringing field. Earlier con­
tractural work dealt with the problem of charge-transfer dynamics
 
analyzed by computer aided techniques.
10
 
D. The Interface State Problem
12
 
"'Ithas long been recognized that the discontinuity of a semi­
conductor at an interface introduces charge states within the band­
say. When an Si02 layer is grown or deposited on silicon, it is 
1ossible for fixed charges to exist within the oxide thus increasing 
the number of available states, which are accessible, in this case) 
by tunneling it oxide. Typically, the occupancy of these 
states are ignorerexcept for analysis of noise, and their effect 
ente.iktihbrW-Jspace charge mechanism% only. Each state has a life­
time; generally levels close to the band edge have the shortest life­
time and deeper lying states have longer lifetimes. The short life­
time and long lifetime states are referred to respectively as "fast" 
and "slow" surface states. This -phenomenais important for several 
reasons* (1)charge in these states regulates the electrode voltage 
at which signal charge can be controlled, i.e. the threshold.
 
5 
Figure I 
Pulse Train Response Fot 32 Bit CCD on SOS
 
Showing the Effect of Charge Transfer Efficiency
 
in Delaying the Rise and Fall of the Output.
 
Top Trace: Output Diode Signal, 0.5 V/cm.
 
Bottom Trace: Input Diode Signal, ).2 V/cm.

Horizontal: 50 YSec/cm.
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(2) Signal charge will be trapped upon transfer to a well with an
 
abundance of empty surface states. This charge will not be totally
 
released during the subsequent transfer operation but will be re.­
leased later. This results in a charge transfer inefficiency on a 
dynamic basis, the ultimate effect of which is dispersive type dis­
tortion for delay line operation. That is, a train of pulses will 
not be faithfully reproduced at the output, rather the first pulses
 
are 	attenuated and a trailing group of pulses is observed after the
 
train 	should be complete, as is illustrated in Figure I. (3) The
 
random trapping and release of charge results in noise at the out­
put. 	This noise may significantly reduce the sensitivity of the
 
CCD for low-level signal applications.
 
Two solutions to this problem are the "buried-layer" struc­
ture264121 and the use of a bias charge or "fat zero." Earlier
 
work 	 zon analysis programs and later work13 on the CCD's on SOS 
have dealt with this problem. For CCD's on SOS the interface be­
*tween the silicon and sapphire isparticularly important because 
of the 'charge-up" time problem and the noise problem. 
E. 	Structural Difficulties and Limitations.
 
Solutions to the preceding enumerated problems have resulted in
 
more complex structures than originally thought to be necessary.
 
Some are trivial in complexity for application to bulk silicon devices,
 
i.e., techniques such as multiple input and output gates, floating
 
diffusion and floating gate output sensors. The use of overlapping
 
electrodes requires the presence of an insulator that can be pro­
duced by a fabrication process compatible with the overall technology.
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Two techniques have been proposed; (1) silicon-aluminum gate struc­
tures insulated by SiO 2 , and (2) aluminum gates insulated by anodic
 
A1203.14 The former technique enjoys a proven reliability record
 
in MOS integrated circuit technology. The long transmission line
 
resulting from an all poly-silicon construction has excessive delay
 
for very high frequency applications. Furthermore, the poly-silicon
 
gate, though very well understood and executed by the leading tech­
nologists, is an undesirable complication from the viewpoint of many.
 
The anodized aluminum gate structure has the advantage of high con­
ductivity, thus reducing undesired delay distortion, and is relatively
 
simple compared to the poly-silicon gate technology. It does not have
 
a reliability track record. Later phases of the contract work have
 
dealt with both of these technologies, especially with the anodized
 
aluminum structure. Both of these solutions to the interelectrode
 
gap problem create difficulties for application of imaging devices,
 
a subject addressed in the contractural work on CCD's on SOS.
 
The solution to the interelectrode barrier problem by doping the
 
gap raises two problems. First, and simplest, is that reasonable
 
solutions require doping by shallow ion-implanted layers. This is
 
trivial except that it adds a process step and requires an ion im­
planter. Second, not all of the proposed techniques work, and those
 
which do also introduce speed limitations which were not originally
 
recognized. The contractural work has investigated the use of
 
uniform doping which can be effectively realized by control of the sur­
face state charge and which, unfortunately, does not work well for
 
reasons which were not originally obvious. .The use of selective
 
implantation between electrodes produces workable devices with speed
 
limitations as discussed later. Contractural work on the two­
8 
dimensional analysis of CCDs has produced some valuable insight into
 
these problems.
 
F. Applications of CCDs
 
The viability of the CCD in applications depends upon how well it
 
performs electronic functions as compared with competitive devices. The
 
contractural work in this area has been only of a survey nature with re­
pect to memories; however, some original work has been done with respect
 
to signal processing and some related work was done on imaging devices
 
supported elsewhere. (MICOM)
 
I.Memory:
 
The CCD is well suited for dynamic memories which are serially
 
organized. The advantage of the CCD with respect to most semicond­
uctor memories has been in bit density and simplicity of fabrication.
 
At this time, simple MOST memories with one transistor memory cells
 
are competing very favorably with respect to bit density. Magnetic
 
bubble memories are very dense and novolatile; however, there are
 
differences of opinion as to the ultimate practicality of manufact­
and operation ot these devices.
 
2. Analog Signal Processing:
 
Activities in this area have been most symbolic of the high
 
hopes for the CCD. The concept of "optimal filtering" of signals on
 
a real time basis has been slow to materialize because of the com­
plexity of the hardware required for realizing complicated transfer
 
functions. For many years the concept of a tapped delay line with
 
variable tap weights and a summing
 
OF THERLEPRODUCIBILITY 
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network has been appealing for realizing transversal-type 
filters. Variations incorporating feedback allow recur­
sive filter designs. At present, fully digital filters 
which use A/D and D/A conversion in conjunction with digi­
tal computation and data handling allow "optimal filtering" 
for low frequency signals in real time. The barrier to pene­
tration into this area of application by the CCD is the suc­
cessful implementation of taps. To date, only rather in­
flexible and moderately accurate schemes1 5 or schemes thiat 
are of unproven reliability have been implemented.16 The 
surface charge transistor structure appears to have a prac­
tical implementation advantage. 17 
Y The contractural work has investigated the use of delay 
lines in serial-type data processors.18 For moderately low 
frequencies, ordinary untapped CCD's can be used for "close 
to optimal" filtering. 
3. Imaging
19
 
In this area, the CCD compares quite favorably with compet­
ing solid state devices as is evidenced by the emergence of the 
first commercially available CCD as a camera element. The 
CCD operation is a natural serial mode suited for TV-type 
scans. Partial field scans are more difficult than for the 
CID. The CCD is more difficult to protect from blooming 
phenomena than are the CID or photo transistor array imagers 
In terms of element density, resolution, dynamic range, and 
spectral selectivity, the CCD compares favorably with the other
 
jo
 
silicon devices. The field has matured to the point that certain
 
Cm implementation schemes are now identifiable as superior. 
However,
 
there is room for improvement with respect to sensitivity, spectral
 
selectivity, and frame rate. The use of materials other than silicon
 
lies further on the horizon awaiting solution of the previously
 
described problems.
 
In the following, five detailed summaries are given for contractural
 
and related work which was performed in overlapping phases which are
 
described in an approximately chronological sequence.
 
ftc- PAOt 
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PHASE I ANALYSIS AND, DESIGN PROCEDURES 6 , 
This work was begun in 1972 at which time there was very little
 
published material on two-dimensional analysis of CCD structures,
 
and there was a great deal of conflicting opinion concerning the
 
optimal solution of the inter-electrode barrier problem. Although 
the concept of overlapping poly-silicon and aluminum electrodes was 
being explored, there was a great deal of interest in gapped struc­
tures. The gapped structure was especially attractive for imaging 
applications because photons are received almost unobstructed in the 
gap. All soes for using a gapped CCD structure rely upon doping 
in 'theapn-d, possibly, beneath the electrode edges. One dimen­
sional analysis for such schemes is invaluable and imperative; how­
ever, such an analysis is at the same time inadequate for a complete
 
assessment of the feasibility of the design. this is best illustrated 
by a concrete example whichr studied in the contractural work.
 
Doping is required in the gap to establish the surface potential 
so that no barrier can form. Consider the N-channel CCD illustrated 
in Figure 2. Within the gap region, (and possibly under the electrodes) 
there is a shallow N-doped layer yielding a positive fixed charge 
which tends to drive the surface potential positive. Defining the fixed 
charge as QF and the mobile electron charge as Qn, the surface 
potential in the gap is:
 
12j 
FIGURE 2 
Surface Potential Profiles For a
 
CCD With Shallow Gap Doping 
(A) Transfer Gap Depleted. 
(B) Transfer Gap Accumulated.
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4Where E.) and to. are respectively the substrate permittivity,
 
electronic charge, and substrate doping density. Within the gap
 
Qr results from a thin layer of N-type dopant and the Si-SiO2 sur­
face state charge. Beneath the electrodes the surface potential
 
may be calculated from: 
c (2) 
V (b) 
Where VG, VFB and Cox are respectively the gate voltage, the flat 
band voltage including the effects of all fixed charge, and the oxide 
capacitance. The surface potential both beneath the electrode and 
in the gap has a maximum value for Qn - 0, i.e. a depleted condition. 
There are two possible situations depending upon the magnitude of 
QF and the electrode bias, which are illustrated in Figure 2. In 
Figure (2.a), the adjacent electrode voltage pulls the surface poten­
tial to a value exceeding the maximum for the gap as obtained by (1) 
If the left hand electrode is at a still lower .potential, charge is 
transferred left to right. In (2.b), the right band electrode pro­
duces a surface potential inadequate to deplete the gap region. 
Therefore, the gap surface potential floats at the adjacent level 
- with free charge -remaining along the surface in the gap. Again, if 
the left hand electrode is at a lower potential, charge transfers left 
to right. 
14 
The former scheme is attractive because it appears that no ion­
implantation is required, rather the fixed charge can be the surface 
state charge which is controllable by well-known process steps. Such 
a scheme has been proposed20 and was the subject of investigation in 
this work. 6 ,8 The investigation proceeded along both experimental 
and theoretical lines as described. 
The theoretical work consisted of the development of several 
computer programs which are applicable to this and other problems.
8 
The programs utilized the successive-over-relaxation algorithm to 
obtain two-dimensional electrostatic analyses and used implicit 
to study the dynamics of charge transfer. 6 ' 10 integration schemes 
The latter work on charge transfer dynamics was similar to work of 
others which was later published.11 The electrostatic analysis was 
based upon a general depletion model in which the minority carrier 
density is assumed to be zero. Several factors which influence
 
the non-linear analysis of the fields were investigated. These-factors
 
included: (1)the grid-size distribution influence on accuracy and
 
computational speed; (2)the rate of convergence with iteration
 
number as affected by the relaxation parameter: (3)the method
 
for treating the non-linear dependence of the space charge density 
upon the potential field; (4)the effect of starting solution approxi­
mations on convergence. Anovel feature of the programs was that 
they were formulated on a Gauss's law model rather than the Poisson's
 
equation5 which made the boundary conditions for rather complex struc­
tures easy to program. Figure 3 shows the results for the CCD geo­
metry which was used for the experimental device although all para­
meters do not correspond. The results of a one-dimensional analysis 
are also included in Figure 3. 
i5 
s- Volts tox - 5c 
Qss/q - 2 xl1l cm-2 
L = 8 microns 
8 
4 Va =4 V Lp 16 microns 
N = 144.5x10 cm 
Va 
aa7V-­
-6-
8V a i0 V 
10
 
-12
 
1-6, 81un K 
FIGURE 3
 
Calculated surface potential profiles from a
 
2-dimensional, numerical analysis of CCD structure.
 
Dotted lines give results of 1-dimensional analysis.
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Figure 4 shows the results for charge transfer dynamics for a
 
typical fringing field on the order of 1Ov/cm at the center of an 
electrode. This plot of transfer inefficiency vs. normalized time is
 
not greatly different from earlier work9 showing that diffusion
 
plays a large role in the transfer process. A tolerable inefficiency
 
of - 10 3 for a short shift register (16 bits) requires a time 
73O~z-/tJ where W is the pad width and t is the mobility. 
For W -a16ptn) CD-on1'1tO-S. The maximum 
frequency of operation for this condition is f - (1/3) (1/.13), 
or f - 2.5 MHZ for a 3-phase device. 
The preceding analysis, although much more thorough than a one­
dimensional approach, is also incomplete. The free-charge has a strong 
Influence upon the field which is not included. A comprehensive 
two-dimensional approach is required; however, itwas soon determined
 
that the computational time required for such an approach quite clearly
 
was too expensive to remain within the scope of the effort. Other
 
researchers have since reported similar conclusions in their own
 
work21. In fact, there is some doubt that such an approach will ever
 
be used as a desigh procedure.
 
Simultaneous with the analytical approach, an experimental device
 
was constructed which was a 16 bit, 3-phase N-channel device. The
 
objective was to keep the fabrication procedure as simple as possible.
 
Two parameters were released because of expediency: (1) the P-substrates 
were doped an order of magnitude higher than desired, (2)the oxide
 
0 
was 12001 rather than 3,000-5,000A. Time and equipment limitations 
precluded obtaining these parameters. Flat band voltages after 
sintering, but without annealing, gave Qss/q - 1.3 x 1011cm- 2 , lower 
17 
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FIGURE 4
 
Typical charge transfer inefficiency dependence upon
 
the normalized transfer time, reference 11.
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Surface potential profile for 3-phase CCD from
 
one-dimensional analysis.
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than anticipated. With Na - 3.8 xio15cm-3, the calculated gap poten­
tial is (s - 0.35V. Under the electrode, the surface potential is: 
-VG 2.36 - l.52V; 301 Volta 
Giving 4 -- 0 at VG - l.5V, qs - 2.97V at VG - +3.5V. 
Therefore, the device should work with a 5 volt clock swing and 1.5V
 
substrate bias. Figure 5 indicates the surface potential profile
 
for the device from the one-dimensional analysis. 
A three-phase test circuit was built20 and the devices were
 
tested both dynamically and by curve tracer methods. The results 
indicated that the devices should transfer charge; however, dynamic
 
operation was unsuccessful. Two unanticipated problems were identi­
fied: (1) the leakage current was so high that the output diode was 
insensitive. (2) the CCD pulser did not have sufficient control on 
the overlap and trailing edge response. The first problem could be 
cured by a P+ guard band diffusion. The second problem existed only 
because of the poor CCD response. The other problems resulted from 
lack of control over parameters. The substrate doping was too heavy 
which reduced the gap potential achievable under depletion. The oxide 
thickness was too thin, thus, reducing the fringing field, especially 
in the critical gap area, which increased the transit time. Figure 6 
shows the results for a computed profile with a thin oxide. All of 
these problems could be corrected to produce a workable device; how­
ever, the two-dimensional analysis reveals a fundamental problem which 
significantly limits the overall approach as discussed in the following.-
In figure 3 (and 5) it is evident that the gap doping results in
 
a well to the left of the transferring electrode. Therefore, some
 
charge is always pumped backward resulting in a loss of efficiency.
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Surface potential profile for CCD with thin oxide
 
showing the reduced fringing effect with respect
 
to the thicker oxide case in Figure 3. (Reference 6.)
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This same problem occurs even if the gap is doped heavy enough to
 
preclude depletion in the gap. The loss in transfer efficiency also
 
reduces the speed of operation as expressed by the modulation transfer
 
function, MTF, given by:,
22
 
MTF = exp{-N& [ I - cos( f/fm)], (3) 
where N isthe number of transfers in a shift register, 6 is the
 
charge transfer inefficiency, f is the frequency of an input sinusoidal
 
signal, and fm is the Nyquist (half of the clock) frequency. Therefore,
 
the attenuation for a sinusoidal input signal at a fixed frequency and
 
fixed shift register length increases exponentially with the charge
 
transfer inefficiency. Later attempts to extend the above scheme by
 
heavier gap doping and enhancement doping under the electrode edges for
 
a unidirectional two-phase device confirmed this reduction in speed.23
 
Others24 have discussed the dilemna emphasizing the increase inE at high
 
signal levels; however, the phenomena holds at low levels as well. It
 
appears that any scheme for gap doping results i.n a device with lower
 
transfer efficiency and operating speed than can be achieved with over­
lapping structures. This result is well known for the bucket brigade
 
device (BBD), and one may note that the structure corresponding to Figure
 
(2-b) can very well be considered to be a self-aligned gate BBD.
 
Toward the end of 1973, it was decided to discontinue this approach
 
utilizing gapped structures. 'It was clear that workable schemes required
 
more complex CCD structures than originally envisioned. It was also clear
 
that gapped devices would not perform as well as gapless devices.
 
22 
Furthermore, devices with the channel oxide covered by a conductor
 
are more stable over a period of time because they are not affected
 
by the accumulation of static charge on the Insulator over the channel.
 
There were many reports in the literature which agreed with these
 
conclusions although work was continuing on gapped devices at some
 
laboratories.
 
25
 
PHASE II CCD APPLICATIONS 
18
,
 
This work overlapped that of Phases I and III and investigated
 
the applicability of CCDs to analog signal processing It was quite
 
obvious that many difficulties precluded the immediate use of CCDs for
 
realizing complex filter functions. The main problem is in tapping a
 
CCD delay line. A simple but elegant tapping concept has been developed
 
15
Texas Instruments researchers , but it was apparent that the scheme 
would be very flexible, that accuracy would be limited, and that the
 
fabrication procedure was not trivial. Their scheme involved splitting
 
the transfer electrodes and sensing the charging current. Other schemes
 
later 16 also had limitations due to complexity, both with respect to
 
fabrication and operation. These schemes utilized MNOS transistors for
 
obtaining variable tap weights with memory. The contractural work
 
developed a little known scheme which can use an ordinary digital delay
 
line to implement an analog signal processor as described in the following.
 
The processor is referred to as a DELTIC DFPCC, where DELTIC
 
stands for delay line time compression and DFPCC stands for defference
 
frequency polarity coincident correlator. Figure 7 illustrates the
 
principles of operation which work effectively for signals with information.
 
coded into the zero crossings. The input circuit rejects out of band
 
noise and clips the remaining signal plus noise. This composite is then
 
heteroduned down close to base band, filtered by a unique low pass
 
INPU Diia _.npt 
LocalLPF: Low Pass Filter. 
Osc.BPF: Band Pass Filter. 
S/H: Sample and Hold. 
SPC: Polarity coincident. 
cl pReference ED: Envelope Detector. 
I,9
Figure 7 Block Diagram of DELTIC DPsCC Signal Processor. 
See Reference 18 for full discuEsDo. 
a C er[S/B13 - LF PF Z~ippr ]3 2 
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and loaded into a recirculating memory, which isthe DELTIC. A similar
 
operation is performed on the reference signal, which typically would
 
be the waveform for an undistorted received signal for an ideal situation.
 
The band edges for the signals In the two DELTICS are slightly different
 
so that the product of the two signals yields a difference frequency,
 
the objective of which is to eliminate fading in a practical system
 
in which the carrier phase may vary in random fashion. The output of
 
the DELTIC product is filtered by an interpolating band pass filter
 
and detected by an envelope detector. The final output is a correlation
 
spike with some background noise. Signal to noise ratio improvement
 
by over 20 dB was obtained.
 
The contractural work extended the theory of operation for such a
 
processor, developed a theoretical design procedure, developed circuit
 
design schemes for more fully exploiting LSI digital techniques for
 
implemehtation, and resulted in an experimental breadboard system. Tests
 
results from the breadboard system corroborated the new theoretical resulst.
 
The conclusion from this phase of the work was that it is immediately.
 
practical to construct a sophisticated serial type signal processor
 
using CCDs as well as other LSI structures for processing audio
 
bandwidth signals. The most obvious application for the CCD is for the
 
DELTIC; however, other circuits in the processor such as the LPF can utilize
 
simple CCD structures. As high frequency CCDs26 ,2 7 become available, the
 
bandwidth which can be handled will be increased.
 
Also as part of this work, the relatiVe-merits of serial and parallel
 
type signal processors were compared, and the various schemes for
 
building parallel type processors were studied. It was quite clear
 
from a review of the literature that frequency modulated signals,
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such as the DELTIC DFPCC is applicable to, are of the greatest interest.
 
Some of the processing schemes reviewed utilize clipping as required for
 
the DELTIC DFPCC system. It is quite clear that parallel signal processors
 
such as the "matched" transversal filter as implemented by CCDs face
 
difficult practical problems. Of the various LSI schemes which have been
 
proposed, the scheme proposed by General Electric which uses the surface
 
charge transistor (SCT) concept appears to be most promising. 17 The
 
similarity between the SCT and the CID imaging device, both GE concepts,
 
is interesting and both compete with CCDs in applications.
 
PHASE III CCDs ON SOS (Silicon on Sapphire)
 
Although CCDs on SOS are feasible, there are inherent problems,
 
some obvious, requiring further research before they can be widely used.
 
There were three reasons initially why the project of developing CCDs on
 
SOS was of interest. (1) There is a strong interest inextending CCD
 
technologh to materials other than bulk silicon inorder to benefit
 
from unique features such as spectral selectivity, higher mobility,etc.
 
Many of the problems encountered in building CCDs on SOS are similar to
 
those for other materials; however, SOS is better understood in many
 
respects and more easily processed. (2) The computer analyses of CCDs
 
done in Phase i indicated that the fringing field is stronger ina depleted
 
SOS film and the operational speed should be ultimately higher than for
 
surface channel devices on bulk silicon. (3) The use of back side imaging
 
through the transparent sapphire substrate suggest possible advantages.
 
This project was carried out in collaboration with Dr. D. Kranzer, an
 
NRC Fellow (1973-1975) at Marshall Space Flight Center.
 
ORIGN6tAGE rb 
OF P~AWrY 
4 
The first problem was that the charge-up time for CCD's on SOS 
could result in significant limitation for the minimum operating 
frequency. The charge-up time, TC, for an MOS capacitor on bulk 
t%> and lifetime, t is: silicon with uniform substrate doping, 
Tc.Cb LtA# +I).Y 
Where is the intrinsic carrier concentration, Wo and WF areni 
the initial and final depletion depths, Wis the depth at which Tc 
is calculated, and Cox is the oxide capacitance. For an SOS film
 
neither NB nor T are uniform)and when depletion extends to the
 
silicon-sapphire interface, additional charge generation and trapping
 
centers contribute to the leakage current. Dr. Kranzer 2 8 designed 
gate controlled diodes (GCD's) on SOS which could be used for eva­
luating these parameters. He measured the gate capacitance and leak­
age current as a function of gate and junction bias. His results
 
were first interpreted by a simple one-dimensional model 26 and later 
by a two-dimensional numerical analysis developed in the contractural 
work. 1 3 ,2 9 Figures 8 and 9 illustrate experimental and computed re­
sults. The method for calculation is described in reference 29.
 
The analytical interpretation of the data is that the lifetime
 
and doping vary through the silicon film. At the silicon-sapphire
 
interface, there are surface states; most of these are shallow states
 
and cause an accumulation of free carriers. Depending upon the sur­
face state density, Qssj, the filmmay.oyji,,may-nqt deplete before in­
version occurs at the silicon-SiO2 interface, as evidenced by the
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Gate capacitance vs. gate bias voltage.
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Dotted: Qssl/q = 7.5x109 cm , uniform distribution.
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Normalized capacitance vs. gate voltage for
 
GCD on SOS with 2 micron thick film. 
Unpublished experimental results by Kranzer.
 
Note offset similar to theoretical dashed
 
curve in Figure 8 where charge at Si-Sapph.
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rising C - V curve at higher gate voltages. 'Figure 10 -shows 
experimental curves which show first depletion and then penetration 
of the field into the sapphire. The similarity with the calculated 
curves in Figure 8 is obvious. After the film is depleted, the 
surface states participate in the capture and release of free carriers 
so that the leakage current rises after the capacitance saturates. 
Finally, as inversion sets in, a shielding effect at the Si - SiO2 
interface, which becomes an equipotential plane, results in a slight 
decrease in leakage current. The gate capacitance increases in the 
manner expected. 
Figure 11 utilizes Dr. Kranzer's leakage current data placed
 
on a unit area basis to calculate the time required for the leakage
 
current to increase the Si - Si 02 interface potential by one volt.
 
This time is given by:
 
,r- .rVt (5) 
Where 3 is the per unit area leakage current which depends upon 
the gate bias. This time is used as a measure of the low frequency 
limit for the CCD on SOS. Defining 'CP p ) and N respectively 
as the clock frequency,* number of phases, and number of cells in 
a CCD shift register, the transfer time through the register is
 
T-Zr: P Ac ) which must be small compared with the 
charge up time. Therefore: 
(6)
 
*It is assumed,,as customary, that the clock frequency is divided
 
to obtain the phases.
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Taking a 2,OOOA gate, which should be conservative, the value of J1 
at which the film is apparently depleted, P w 2 and N - 32 (for 
a 32 bit SR), the minimum frequency is: 
+ (7) 
which indicates that such a CCD on SOS is feasible, if for example 
an order of 10 is sufficient for the inequality. The result is dis­
couraging for imaging application since it indicates frame rates must 
greatly exceed 0.5 IReq which implies that any gain of sensitivity 
from back side imaging may be lost due to short integration time.
 
The next step wrs to construct and test CCD's on SOS. Two-phase, 
polysilicon-alumnum gate CCD's were designed by Dr. Kranzer and 
fabricated on both bulk silicon and SOS. Film thicknesses of 1, 2; 
and 6 tr were used. Three-phase gapped devices were also designed 
and constructed. The contractural work was responsible for designing 
and constructing test circuitry. The circuitry utilized TTL logic 
and discrete output transistors to obtain overlapping waveforms with 
a slower trailing edge, variable overlap and clock frequency and 
output amplitude. The circuitry was then used to test the CCD's. 
The first tests were made on a probe station which allowed a 
large number of devices to be tested. Most devices constructed on 
bulk were operational, with the two-phase, devices considerably better. 
The only problem was with the floating output diffusion sensor and 
associated FET. -During oxidation of the poly-silicon, hydrogen
 
enhanced boron diffusion through the channel oxide results in an in­
verted channel making it more difficult to bias the output. This 
33 
was circumvented by using an output current amplifier to measure the
 
drain current pulses. A more serious difficulty was encountered in
 
using the probe station. Ringing created spurious output that made
 
experimental observations almost impossible to interpret above 
100KHZ. Various improvements were made, but this problem was insur­
mountable. 
The second tests were made upon packaged two-phase devices with 
1 4 film thickness and these tests are still underway. The first
 
attempts to measure charge transfer at room temperature were negative.
 
At frequencies up to 2 MHZ it appeared that the wells were filling 
with thermally generated charge. The devices were then tested at
 
liquid nitrogen temperature and worked quite well at 100KHZ. Figure
 
12b shows the output for a 32 pulse train for a 32 bit SR using a fat
 
zero. It appeared that the devices were still working at frequencies
 
as low as 5KHZ. Leakage current checks at room and LN2 temperature 
showed that the leakage was much reduced by cooling as was expected. 
However, it is not possible to duplicate the earlier tests on the
 
GCD with a curve tracer. Curve tracer tests confirmed channel action 
for the CCD's. These results are somewhat puzzling, since the low
 
temperature results and calculations indicate that the devices should
 
work at 2MHZ (or lower.) 
Tests at room temperature and at higher frequencies are still
 
underway. It is also planned to obtain checks at an intermediate 
temperature to establish a minimum frequency vs. temperature curve. 
Figure 14 shows the test circuit which has been used.
 
The conclusions at this point are that CCD's on SOS will work
 
even with very thin (lpo'O films and that cooling improves the
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Figure 12-a. 	 Device 3A charge transfer waveforms.
 
G1 is pulsed, G2 is dc biased, ID is pulsed with
 
gated pulse train shown on bottom trace. Substrate
 
is grounded and no fat zero. LN2 temperature.
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Figure 12-b. 	 Device 3A charge transfer waveforms.
 
G1 is dc biased, 02 is pulsed with gated pulse train
 
shown on bottom trace, ID is pulsed continually,
 
substrate bias is+3 volts, and fat zero. LN2 temperature.
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the low frequency performance. It remains to be proven that the SOS
 
device is ultimately faster than bulk, surface channel devices, but
 
it is reasonable to assume so unless proven otherwise. The matter
 
of noise and transfer efficiency has not been investigated yet. It
 
seems that the trapping-generation phenomena at the silicon-sapphire
 
interface is complex and is difficult to evaluate experimentally.
 
More work is needed in this area, especially on the temperature de­
pendence of trapping. Further computer studies of the distribution
 
in energy of these interface states would be helpful. Recent experi­
mental results 30 can be used in a computer simulation of the GCD on
 
SOS. Finally, although the results confirm that building an imaging
 
device on SOS will be difficult, it is still conceivable that de­
vices with low resolution and high frame rate can be fabricated
 
and operated in a cooled mode. For ordinary applications, this
 
would not be unsatisfactory; but for some high speed applications,
 
these devices may be superior.
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PHASE IV Al - Al2 03 INSULATED GATE CCD's
 
As previously mentioned, the advantage of this structure over 
the silicon-gate CCD are: (1) relatively simple low temperature
 
process involving anodization and (2) higher conductivity gate struc­
ture. Both features are attractive for CCD's and SOS. By using
 
ion-implantation and deposited oxides, the amount of high temperature 
processing for SOS is practically nil, a recognized advantage. The
 
CCD on SOS will be a high frequency device if it is in fact viable. 
Therefore, the investigation of this type of gate structure was of
 
interest.
 
The speed advantage of the all aluminum transfer electrode 
structure is best appreciated by considering an ideal RC trans­
mission line of infinite length. The parameters of the line are
 
R, the sheet resistance of the electrode structure, and Cs, the
 
per unit area capacitance of the line. The capacitance in the 
analogous CCD is the channel oxide capacitance in series with the 
surface depletion capacitance. Although the ideal line is an 
obvious over simplification, it is useful to consider the worst 
case in which C. is simply the oxide capacitance. The voltage re­
sponse at a point X at time T on the line for a unit voltage step 
at X - 0 is: 
Where erfc is the complementary error function. The time required
 
for the voltage to achieve half amplitude at X = L is:
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t = R C L2 
s 
-for Rs - 10ohms/sq. and C - 3.45 X 10 8 f/cm2 , the time is: 
L2t - 3.45 X 10 - 7 
1
A 100 cell CCD with 10 l.wv cells gives L 10- cm so that t t 3.45 
nanosec. which is a significant delay for 100MHZ operation. An all 
aluminum structure with thickness of 5KA 
0 
and 9 - 2.8 frohm-cm 
results in a time shorter by a factor of 20. 
The work began with evaluation of an anodization procedure which
 
has been published and patented. 14  Films were anodized using a 
buffered tartaric acid bath with either ethylene or propylene glycol
 
as the dilutant. Both dilutants work apparently equally well.
 
Baseline work confirmed earlier reported relationships of approxi­
mately 10 per volt for the oxide thickness, which was measured by
 
interferometry or ellipsometry. Aluminum films were both sputtered 
and thermally evaporated. The evaporated films have a coarser
 
toppgraphy but appear to be more dense than sputtered films. Eva­
porated films on glass or bare silicon are lifted by the stresses
 
induced by anodization. Films deposited on SiO 2 do not lift, however
 
occasional splotching due to local raising of the film is noted.
 
Sputtered films have not been observed to lift.
 
During CCD fabrication, low temperature sintering of the ohmic
 
contacts is required. It has been observed for both evaporated
 
and sputtered films that a pebbling and pocking of the A1203 occurs
 
during sintering. The reason for this is not understood at this time
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Evaporated films have been sintered prior to anodization and have
 
appeared to be oxidized due to some contamination in the nitrogen.
 
A cold trap was used to remove the contamination but it did not help
 
the problem. It was later observed that the sputtered aluminum was
 
undergoing some change in the sintering process.
 
A 4-phase CCD was designed and several wafers have been con­
structed as illustrated in the photomicrograph in Figure 12. This
 
device utilizes dual input gates and an output circuit with a floating
 
diffusion which can also be used as a gated charge integrator.
 
Figure 13 illustrates these structures. A four-phase pulser was
 
designed and constructed for testing the CCD's. Figure 14 illus­
trates the basic circuit which has an overlapping phase structure
 
generated in a manner similar to an earlier reported version.14
 
The first-devices to be fabricated were evaluated on a curve
 
tracer to establish channel continuity and insulation integrity.
 
They were evaluated three times over a period of four months and a
 
progressive failure rate for the insulation integrity was noted. 
The
 
design incorporated ohmic contacts on the second level of metalliza­
tion which requires sintering after anodization. At this point an
 
attempt is being made to determine if the sintering procedure is
 
systematically connected with failure of the insulation integrity.
 
If this is true, the design will be modified, either by change of the
 
sequence in fabrication or the sintering ambient, etc. Afterward, CCD's
 
will be evaluated over a period of time under conditions of stress to 
determine the reliability. The CCD pulser is capable of -27 volt 
pulses and higher D. C. biases can be used. Also test devices on 
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FIGURE 12 
Photo Micrograph of 4-phase CCD
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FIGURE 13 
Input and output structures and surface potential 
profiles for 4-phase CCDs with Al-A1203 gate 
fabrication. 
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Circuits used for generating waveforms for driving CCDs.
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the chip allow testing of the oxide integrity, of effects on
 
threshold shift, etc. Elevated temperatures will also be used
 
dilring the tests.
 
At this point, it is the conclusion that the fabrication de­
tails can be worked out and that reliable devices can be constructed. 
If this proves to be true, then CCD's in the future will most likely 
utilize this type of construction, with the possible exception of 
imaging devices. 
PHASE V RELATED WORK: SOLID STATE IMAGERS19
 
This work was supported by MICOM and involved the evaluation of
 
solid state imaging devices commercially available. These devices
 
included the Reticon Camera which includes an MOS transistor-diode
 
sensor, the Fairchild CCD-Camera, and the General Electric CID
 
Camera. A fourth device, a high resolution CCD camera from RCA
 
was never made available for testing. This study included analytical 
work, literature review, and bench testing of devices. The conclu­
sion from this work, as indicated earlier, is that the CCD fares very 
well in comparison with other devices. The CCD camera structure as
 
implemented by Fairchild has very high potential. The device tested
 
(100 X 100 elements) had only one half the resolution of the GE CID 
device; however, the images were crisp and fairly free of distortion
 
except that due to limited resolution. The device tested was not
 
state-of-the-art with respect to blooming, and a pen light imaged in 
a field six feet from the camera causes complete saturation. Although
 
markedly inferior to the CID in this regard, the modulation transfer 
function for the -overall CCD Camera was not greatly inferior to that 
of the CID device with twite 
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Horizontal MTF comparison for Fairchild CCD and General
 
Electric CID cameras. Experimental results.
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Comparison of the relative spectral responses of the
 
Fairchild CCD and General Electric CID cameras. (Reference 19)
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the linear (four times the area) resolution. Figure 15 compares the 
MTFs, Figure 16 compares the spectral selectivity, and Figure 17 the 
sensitivity of the two cameras. Both utilize silicon gate structures 
on silicon dioxide over silicon so the similarity in spectral
 
selectivity is not surprising. 
Figure 18 illustrates the construction of the Fairchild camera
 
and several features are worth noting. First, the transfer structure
 
is all silicon gate~and with 104 pixels and a frame rate of 150hz the 
bit rate is 1.5 MHZ which doesn't begin to tax the device. Second,
 
the photocharge integrator and transfer registers are integrated
 
within the same area. 
This reduces the silicon area available for
 
photon collection, yet the CCD is more sensitive than the CID.
 
Of course, both devices suffer attenuation through the silicon gate
 
structure. Third, the shift register structure is opaque so that
 
photons are not being collected during transfer. The transfer from
 
the photogate to the SR is a parallel operation and is obtained very 
fast. Therefore, this type design prevents smearing due to simul­
taneous collection and transfer. Finally, it should be noted that 
the overall design results in fewer charge transfers in obtaining 
the serial output than schemes using separate areas for photocharge 
integration and frame storage, i.e. such as RCA and BTL cameras. 
It is particularly noteworthy that the high speed transfer to frame 
storage is avoided with the associated reduction in charge transfer 
efficiency and some inevitable smearing. It has been noted that such 
schemes produce an obvious shading in the picture due to the increased 
attenuation in the MTF for field locations requir&ng more charge trans­
fers. 
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The relative merits of the various CCD and-CID imaging-schens 
have been debated for some time; however, the performance of devices 
in bench testing indicate at this time that the Fairchild concept 
for the CCD imager is superior. How it will ultimately fare in 
comparison with the GE CD is not clear at this time. Any new
 
efforts at developing CCD imagers with new materials, such as SOS,
 
should certainly give due consideration to the Fairchild-scheme for*
 
integration of photoelements and SR structure.
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